2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
MODE REGISTER READ
ted with a BST command, the effective burst length of the truncated burst should be
used for the BL value.
Figure 62: READ to MRR Timing – RL = 3, t MRR = 2
T0
T1
T2
T3
T4
T5
T6
T7
T8
CK#
CK
BL/2 1
RL = 3
CA[9:0]
Bank m
col addr a
Col addr a
Register
B
Register
B
t MRR
=2
CMD
READ
MRR
NOP 2
Valid
DQS#
DQS
DQ[7:0]
DQ[MAX:8]
D OUT A0
D OUT A0
D OUT A1
D OUT A1
D OUT A2
D OUT A2
D OUT A3
D OUT A3
D OUT B
Transitioning data
Undefined
Notes:
1. The minimum number of clock cycles from the burst READ command to the MRR com-
mand is BL/2.
2. Only the NOP command is supported during t MRR.
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
86
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT45W1MW16BDGB-708 AT IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS 制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk